

IN THE CLAIMS

1       Claim 1 (currently amended). A method of fabricating a semiconductor chip  
2 including a top passivation layer and an underlying passivation layer formed over the chip  
3 comprising the step of:

4        forming at least two alignment marks in or on the passivation layer by depositing  
5 material over the underlying passivation layer, and then covering the material with the top  
6 passivation layer so that bumps are formed in the top passivation layer over the material, the  
7 bumps and material comprising the alignment marks.

1       Claim 2 (previously presented). The method according to claim 1 further comprising  
2 the step of selectively processing a portion of the chip using the marks to locate said portion,  
3 the processing selected from etching and adding material.

1       Claim 3 (currently amended). The method according to claim 1 wherein the  
2 alignment marks comprisematerial comprises a metal formed on a top surface of the  
3 passivation layer.

Claim 4 (cancelled)

Claim 5 (cancelled)

1       Claim 6 (previously presented). The method according to claim 1 wherein the marks  
2 are in the shape of crosses.

1       Claim 7 (previously presented). The method according to claim 6 wherein the marks  
2 include rectangular portions at one or more ends of the crosses, the number of portions  
3 depending upon the quadrant of the chip in which the mark is positioned.

1       Claim 8 (previously presented). The method according to claim 1 wherein there are at  
2 least four alignment marks, one at each corner of the chip.

1       Claim 9 (currently amended). A semiconductor chip comprising:  
2        a first passivation layer as a top layer;  
3        a second passivation layer as an underlying layer; and

4                   at least two alignment marks formed in or on the passivation layer to provide  
5 ~~topological features for locating selected areas of the chip comprising material deposited over~~  
6 ~~the underlying passivation layer and covered by the top passivation layer so that bumps are~~  
7 ~~formed in the top passivation layer over the material.~~

1                   Claim 10 (currently amended). The chip according to claim 9 wherein the ~~alignment~~  
2 ~~marks comprise~~ material comprises a metal formed on a top surface of the passivation layer.

Claim 11 (cancelled)

Claim 12 (cancelled)

1                   Claim 13 (previously presented). The chip according to claim 9 wherein the marks are  
2 in the shape of crosses.

1                   Claim 14 (previously presented). The chip according to claim 13 wherein the marks  
2 include rectangular portions at one or more ends of the crosses, the number of portions  
3 depending upon the quadrant of the chip in which the mark is positioned.

1                   Claim 15 (previously presented). The chip according to claim 9 wherein there are at  
2 least four alignment marks, one at each corner of the chip.

1                   Claim 16 (new). The method according to claim 2 wherein a focused ion beam is  
2 used to locate said portion.

1                   Claim 17 (new). The chip according to claim 9 wherein the alignment marks are  
2 adapted to permit location by a focused ion beam.